Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
6ce6840a96fc0d4401dbc401b0aecc29d7234654
/
.
/
SVIncCompil
/
Testcases
/
YosysTests
/
architecture
/
scripts
/
synth_easic_retime.ys
blob: 190eca499d018ada5f62453e1755232d5bd34778 [
file
]
read_verilog
../
top
.
v
synth_easic
-
retime
write_verilog synth
.
v