Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
6ce6840a96fc0d4401dbc401b0aecc29d7234654
/
.
/
SVIncCompil
/
Testcases
/
YosysTests
/
backends
/
write_firrtl_sub
/
top.v
blob: 98006e8e06c40d9f42870eab863f5b944f335978 [
file
]
module
top
(
input x
,
input y
,
input cin
,
output A
,
output cout
);
`ifndef BUG
assign cout = cin % y;
assign A = cin - x;
`
else
assign
{
cout
,
A
}
=
cin
-
y
*
x
;
`endif
endmodule