Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
6ce6840a96fc0d4401dbc401b0aecc29d7234654
/
.
/
SVIncCompil
/
Testcases
/
YosysTests
/
simple
/
scripts
/
techmap_assert.ys
blob: 57e48b70e29c1959f85ea7d7dfe69bcc15e691ea [
file
]
read_verilog
../
top
.
v
proc
dff2dffe
techmap
-
assert
-
map
+
/techmap.v +/
simlib
.
v
synth
write_verilog synth
.
v
