Sign in
◑
Theme
foss-fpga-tools
/
third_party
/
Surelog
/
6f1ab70cfd08d40dec26539d66fbc4ef22ff000c
/
.
/
tests
/
DiffSimpleIncludeAndMacros
/
foo
/
inc.sv
blob: ff1f091b5a02e7d22e13a393554fee0305d853ca [
file
]
`define wxyz(I,R = DEFAULT) \
assign abc[I].clk = R.du``I``_clk_x;