Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
713605cadef845b9f44d6469208fb6e902ace095
/
.
/
SVIncCompil
/
Testcases
/
YosysTests
/
misc
/
scripts
/
sat_set_def.ys
blob: 7aeccc67c5c66d2df961439867da35610bef9f72 [
file
] [
log
] [
blame
]
read_verilog
../
top
.
v
proc
tee
-
o result
.
log sat
-
set
-
def
x middle
