Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
861ed7dc3ad91ddad1bf155cd28bdc110f3a5abb
/
.
/
SVIncCompil
/
Testcases
/
YosysTests
/
regression
/
issue_00093
/
top.v
blob: abbddc0290882a139fcf7309ffcaac65ebbd0512 [
file
]
module
top
(
b
);
inout b
;
reg c
;
assign
+
0
-
c
=
b
;
endmodule
