Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
8bea0781c44e5ebbeab5135503fd4ff8b9daec3b
/
.
/
SVIncCompil
/
Testcases
/
YosysTestSuite
/
arch
/
common
/
tribuf.v
blob: e1d701611eb579a17e04f12e1aea970e3cb47fa6 [
file
]
module
tristate
(
en
,
i
,
o
);
input en
;
input i
;
output reg o
;
always
@(
en
or
i
)
o
<=
(
en
)?
i
:
1
'bZ;
endmodule
