Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
8bea0781c44e5ebbeab5135503fd4ff8b9daec3b
/
.
/
SVIncCompil
/
Testcases
/
YosysTests
/
misc
/
scripts
/
splice_port.ys
blob: b96b444d3782d09ea7480f811ef3ae89b0d63873 [
file
] [
log
] [
blame
]
read_verilog
../
top
.
v
synth
splice
-
port WR_EN
tee
-
o result
.
log
dump
