Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
8bea0781c44e5ebbeab5135503fd4ff8b9daec3b
/
.
/
SVIncCompil
/
Testcases
/
YosysTests
/
regression
/
issue_01118
/
top.v
blob: c866c28baebbfb13c31a0af2c7d33f0f70224988 [
file
] [
log
] [
blame
]
module
top
(
output
[
3
:
0
]
o
);
generate
genvar i
;
for
(
i
=
3
;
i
>=
0
;
i
=
i
-
1
)
begin
assign o
[
i
]
=
1
'b0;
end
endgenerate
endmodule
