src/Testcases/Verilator/t_lint_rsvd_bad.v

// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed into the Public Domain, for any use,
// without warranty, 2019 by Wilson Snyder.

config cfgBad;
endconfig

module t;
endmodule