Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
91c065df031c31bc350c1052607ca347e71c741d
/
.
/
src
/
Testcases
/
YosysTests
/
misc
/
scripts
/
design_copy_from.ys
blob: 671922520290637f3f06e5e35cb077ba4af4eed5 [
file
] [
log
] [
blame
]
read_verilog
-
sv
../
top
.
v
proc
design
-
save first
tee
-
o result
.
log design
-
copy
-
from
first top
