Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
91c065df031c31bc350c1052607ca347e71c741d
/
.
/
src
/
Testcases
/
YosysTests
/
simple
/
scripts
/
submod_mem.ys
blob: 5c09e8b9be3fa30a0fe1c7385dc2aebfffc96a77 [
file
] [
log
] [
blame
]
read_verilog
../
top
.
v
memory_memx
proc
submod
design
-
reset
read_verilog
../
top
.
v
synth
-
top top
write_verilog synth
.
v
