Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
9feee6fe73aa5195cb7e9a2bf9ab3c6a3ff0980d
/
.
/
SVIncCompil
/
Testcases
/
YosysBigSim
/
verilog-pong
/
sim
/
settings.sh
blob: cdc199decdc94c4c1edb61d32b8a2fa8c45fa350 [
file
] [
log
] [
blame
]
YOSYS_COARSE
=
true
TOP
=
"top"
RTL
=
"data.v debounce.v pong_graph.v text_graph.v top.v vga_sync.v"
SIM
=
"bench.v"
