blob: cc2850c5b34e59c83bc906c7a4e591044fb6f679 [file]
`define FPGA_SYN
`define FPGA_SYN_NO_SPU
`define FPGA_SYN_16TLB