Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
a50fc0da15e88d7b685f92dc843d3d71b716c8a4
/
.
/
src
/
Testcases
/
YosysTests
/
frontends
/
read_blif_eblif
/
eblif.eblif
blob: 3bb4394a0c2528f37822499c2dae381a7e2b935b [
file
] [
log
] [
blame
]
.
model top
.
names a b
.
inputs a
.
outputs b
.
conn a b
.
names a b c
11
1
.
cname $my_and_gate
.
latch a_and_b dff_q re clk
0
.
attr src my_design
.
v
:
42
.
end
