Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
a50fc0da15e88d7b685f92dc843d3d71b716c8a4
/
.
/
src
/
Testcases
/
YosysTests
/
misc
/
scripts
/
rename_enumerate.ys
blob: 93a076649887fefc73fbcc64d434fd867327c23b [
file
] [
log
] [
blame
]
read_verilog
../
top
.
v
proc
tee
-
o result
.
log rename
-
enumerate middle mid_module
