Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
b2c8950dbc163e2320c742c5badef8d829b836c0
/
.
/
SVIncCompil
/
Testcases
/
Yosys
/
errors
/
syntax_err02.v
blob: c72e976a81f82667b3d9734946ef6cabb9eaa3bf [
file
]
module
a
;
task to
(
input integer
[
3
:
0
]
x
);
endtask
endmodule