Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
b2c8950dbc163e2320c742c5badef8d829b836c0
/
.
/
SVIncCompil
/
Testcases
/
YosysTests
/
frontends
/
scripts
/
read_blif_param.ys
blob: 2fa4c5d9b1da01e2b5775f41634daada767cb08c [
file
]
read_verilog
../
top
.
v
synth
-
top top
write_blif
-
param blif1
.
blif
design
-
reset
read_blif blif1
.
blif
design
-
reset
read_verilog
-
sv
../
top
.
v
synth
-
top top
write_blif blif5
.
blif
write_verilog synth
.
v