Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
b2c8950dbc163e2320c742c5badef8d829b836c0
/
.
/
SVIncCompil
/
Testcases
/
YosysTests
/
misc
/
scripts
/
sim_rstlen.ys
blob: 8d2f638a654b4a7375c5a07763d3077e61062b19 [
file
]
read_verilog
-
sv
../
top
.
v
proc
tee
-
o result
.
log sim
-
rstlen
2
top
