Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
b2c8950dbc163e2320c742c5badef8d829b836c0
/
.
/
SVIncCompil
/
Testcases
/
YosysTests
/
simple
/
scripts
/
expose_cut.ys
blob: 85124b6e3596e9205b7ab0308f23447639a28c57 [
file
]
read_verilog
../
top
.
v
synth
-
top top
proc
flatten
opt
opt_rmdff
expose
-
cut
write_verilog synth
.
v
