Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
b2c8950dbc163e2320c742c5badef8d829b836c0
/
.
/
SVIncCompil
/
Testcases
/
YosysTests
/
simple
/
scripts
/
extract_constports.ys
blob: 6f84ea30f4569d2b29f386119b85ad2b8196dd5a [
file
]
read_verilog
../
top
.
v
extract
-
map
../
top
.
v
-
constports
design
-
reset
read_verilog
../
top
.
v
proc
write_verilog synth
.
v
