SVIncCompil/Testcases/YosysTests/simple/scripts/fsm_recode_encfile.ys

read_verilog ../top.v
proc
fsm_detect
fsm_extract
fsm_recode -encfile file.fsm
opt
fsm_opt
tee -o result.log dump
synth -top top
write_verilog synth.v