blob: 88718d3265b4f6dfe6ba62ce16e50caa552cbe19 [file] [log] [blame]
********************************************
* SURELOG System Verilog Compiler/Linter *
********************************************
[INFO :CM0023] Creating log file ./slpp_all/surelog.log.
[WARNI:CM0010] Command line argument "-bad" ignored.
[NOTE :CM0009] Command line argument "+libreorder" ignored.
[INFO :CM0024] Executing with 4 threads.
[INFO :PP0122] Preprocessing source file "/home/alain/Surelog/SVIncCompil/dist/surelog/bin/../sv/builtin.sv".
[INFO :PP0122] Preprocessing source file "top.v".
[INFO :PP0122] Preprocessing source file "/home/alain/Surelog/SVIncCompil/Testcases/SimpleCmdLineTest/cell.v".
[ FATAL] : 0
[ ERROR] : 0
[WARNING] : 1
[ NOTE] : 1
********************************************
* End SURELOG SVerilog Compiler/Linter *
********************************************
0.11user 0.01system 0:00.13elapsed 100%CPU (0avgtext+0avgdata 45536maxresident)k
0inputs+32outputs (0major+9978minor)pagefaults 0swaps