Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
ba6c8606e9b9f12023a0495454d5f82909d8bb0e
/
.
/
src
/
Testcases
/
YosysTests
/
regression
/
issue_00391
/
testbench.v
blob: bfc65d6f51dfc64c9f7d5dba9cf7eb49f53c2b9a [
file
]
module
testbench
;
reg clk
;
initial
begin
// $dumpfile("testbench.vcd");
// $dumpvars(0, testbench);
#0 clk = 0;
repeat
(
10000
)
begin
#5 clk = 1;
#5 clk = 0;
end
$display
(
"OKAY"
);
end
top uut
(
clk
);
endmodule