Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
ba6c8606e9b9f12023a0495454d5f82909d8bb0e
/
.
/
src
/
Testcases
/
YosysTests
/
regression
/
issue_00862
/
top.v
blob: 60063f2136205bfd20c904798362bf81b9b0e30e [
file
]
module
test
(
input wire A
);
localparam TEST
=
1
;
always_comb
begin
case
(
A
)
TEST
:
assert
(
1
);
endcase
end
endmodule