Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
c224e56ce12f9a945f755a198e9de56a8e12cc89
/
.
/
SVIncCompil
/
Testcases
/
YosysTests
/
misc
/
scripts
/
sat_set_assumes.ys
blob: 690e0556177b8ef330ab37891833104ba8044253 [
file
]
read_verilog
../
top
.
v
proc
tee
-
o result
.
log sat
-
set
-
assumes middle
