Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
c224e56ce12f9a945f755a198e9de56a8e12cc89
/
.
/
SVIncCompil
/
Testcases
/
YosysTests
/
simple
/
scripts
/
extract_counter.ys
blob: 6f50053e6fb9d5bab8d834a86e63bef148be24e3 [
file
]
read_verilog
../
top
.
v
synth_greenpak4
extract_counter
design
-
reset
read_verilog
../
top
.
v
write_verilog synth
.
v
