Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
cad7aea7666a37c932253b201d4ca8fdc0cf7e24
/
.
/
tests
/
DiffSimpleIncludeAndMacros
/
foo
/
inc.sv
blob: ff1f091b5a02e7d22e13a393554fee0305d853ca [
file
] [
log
] [
blame
]
`define wxyz(I,R = DEFAULT) \
assign abc[I].clk = R.du``I``_clk_x;