Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
d4bc91e228686cd8ec9eee019b4f0db9b7bc26cb
/
.
/
SVIncCompil
/
Testcases
/
Google
/
chapter-22
/
22.5.1--define-expansion_25.sv
blob: 40740777e219bad122960be38668f91046c47b55 [
file
] [
log
] [
blame
]
/*
:name: 22.5.1--define_expansion_25
:description: Test
:should_fail: 0
:tags: 22.5.1
:type: preprocessing
*/
`define msg(x,y) `"x: `\`"
y
`\`"`"
module top ();
$display(`msg(left side,right side));
endmodule
