blob: f88f14263332900682b2dd2e93cf7ae877a23bb9 [file] [log] [blame]
/*
:name: begin-keywords
:description: Begin keywords check
:should_fail: 0
:tags: 5.6.4
*/
`begin_keywords "1364-2001" // use IEEE Std 1364-2001 Verilog keywords
module b_kw();
reg logic; // OK: "logic" is not a keyword in 1364-2001
endmodule
`end_keywords