Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
d4bc91e228686cd8ec9eee019b4f0db9b7bc26cb
/
.
/
SVIncCompil
/
Testcases
/
YosysBigSim
/
bch_verilog
/
rtl
/
log2.vh
blob: 2240ef54b66bf1f0a3c9978bc711c90cf7f935ae [
file
] [
log
] [
blame
]
function
integer log2
;
input
[
31
:
0
]
value
;
for
(
log2
=
0
;
value
>
0
;
log2
=
log2
+
1
)
value
=
value
>>
1
;
endfunction
