Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
d4bc91e228686cd8ec9eee019b4f0db9b7bc26cb
/
.
/
SVIncCompil
/
Testcases
/
YosysTestSuite
/
lut
/
map_xor.v
blob: 708a05789a3363e98fdb271c9e160da35715cbca [
file
]
module
top
(...);
input a
,
b
;
output y
;
assign y
=
a
^
b
;
endmodule