Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
d4bc91e228686cd8ec9eee019b4f0db9b7bc26cb
/
.
/
SVIncCompil
/
Testcases
/
YosysTests
/
regression
/
issue_00987
/
top.v
blob: db72c610e6c840d38e21161ef7efb911aa87a7b9 [
file
] [
log
] [
blame
]
module
test
(
output
var
a
,
input b
);
always_comb a
=
b
;
endmodule
