Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
d4bc91e228686cd8ec9eee019b4f0db9b7bc26cb
/
.
/
SVIncCompil
/
Testcases
/
YosysTests
/
simple
/
scripts
/
shregmap_minlen.ys
blob: 22db4f6632ced88b2096923f575ac12074552ef1 [
file
] [
log
] [
blame
]
read_verilog
../
top
.
v
synth_greenpak4
-
run
begin
:
map_luts
shregmap
-
tech greenpak4
-
minlen
4
design
-
reset
read_verilog
../
top
.
v
write_verilog synth
.
v
