Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
e2529f92cedbbcb87ff4328ff53705669050198d
/
.
/
src
/
Testcases
/
Verilator
/
t_lint_realcvt_bad.v
blob: 54b659e2f4bc2957f432f5c14b51bca8ed80c901 [
file
] [
log
] [
blame
]
// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed into the Public Domain, for any use,
// without warranty, 2011 by Wilson Snyder.
module
sub
;
integer i
;
initial
begin
i
=
23.2
;
end
endmodule