blob: 9cc5d1c4a60eed1243b3c3d48baf3764f5c3d777 [file] [log] [blame]
********************************************
* SURELOG System Verilog Compiler/Linter *
********************************************
[INFO :CM0023] Creating log file ./slpp_all/surelog.log.
[WARNI:CM0010] Command line argument "-bad" ignored.
[NOTE :CM0009] Command line argument "+libreorder" ignored.
[INFO :PP0122] Preprocessing source file "/home/alain/Surelog/dist/surelog/bin/../sv/builtin.sv".
[INFO :PP0122] Preprocessing source file "top.v".
[INFO :PP0122] Preprocessing source file "/home/alain/Surelog/tests/SimpleCmdLineTest/cell.v".
[ FATAL] : 0
[ ERROR] : 0
[WARNING] : 1
[ NOTE] : 1
********************************************
* End SURELOG SVerilog Compiler/Linter *
********************************************
0.14user 0.00system 0:00.15elapsed 95%CPU (0avgtext+0avgdata 40072maxresident)k
32inputs+32outputs (0major+9601minor)pagefaults 0swaps
sh: 2: -mt: not found