Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
e911119afa19222dc9bbad9ba934f3d965e34302
/
.
/
SVIncCompil
/
Testcases
/
YosysTests
/
frontends
/
scripts
/
read_vhdl.ys
blob: abd6ebc2250c4a2d7cdad4c59447051cb35f9420 [
file
] [
log
] [
blame
]
read
-
vhdl
../
top
.
vhd
design
-
reset
read_verilog
../
top
.
v
synth
-
top top
write_verilog synth
.
v
