Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
e911119afa19222dc9bbad9ba934f3d965e34302
/
.
/
SVIncCompil
/
Testcases
/
YosysTests
/
misc
/
scripts
/
sat_set_init.ys
blob: 731b2308ff6842fc323ccc3c68313e3e8dd1eec4 [
file
] [
log
] [
blame
]
read_verilog
../
top
.
v
proc
tee
-
o result
.
log sat
-
set
-
init x
0
middle
