Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
e911119afa19222dc9bbad9ba934f3d965e34302
/
.
/
SVIncCompil
/
Testcases
/
YosysTests
/
misc
/
scripts
/
sat_tempinduct_def.ys
blob: a016f15337db1ef39aa3393816eafb11ef70cfe8 [
file
] [
log
] [
blame
]
read_verilog
../
top
.
v
proc
tee
-
o result
.
log sat
-
prove x
1
-
tempinduct
-
def
middle
