Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
e911119afa19222dc9bbad9ba934f3d965e34302
/
.
/
SVIncCompil
/
Testcases
/
YosysTests
/
misc
/
scripts
/
sat_tempinduct_inductonly.ys
blob: 6c4393519f724579dec8dea6f2f2f0f064823d0e [
file
] [
log
] [
blame
]
read_verilog
../
top
.
v
proc
tee
-
o result
.
log sat
-
prove x
1
-
tempinduct
-
inductonly middle
