Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
e911119afa19222dc9bbad9ba934f3d965e34302
/
.
/
SVIncCompil
/
Testcases
/
YosysTests
/
misc
/
scripts
/
test_cell_simlib.ys
blob: ef7124ce0149339538a2e2770967f8a6e2e21769 [
file
] [
log
] [
blame
]
read_verilog
../
top
.
v
synth
-
top top
tee
-
o result
.
log test_cell
-
simlib $add
