Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
e911119afa19222dc9bbad9ba934f3d965e34302
/
.
/
SVIncCompil
/
Testcases
/
YosysTests
/
regression
/
scripts
/
issue_00865.ys
blob: 93affeb90956d3a9f40dacd272626c26d884dc72 [
file
] [
log
] [
blame
]
read_verilog
../
top
.
v
write_verilog temp
.
v
proc
opt
fsm
opt
memory
opt
synth_xilinx
-
top tc
select
-
assert
-
count
12
t
:
FDRE
