Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
e911119afa19222dc9bbad9ba934f3d965e34302
/
.
/
SVIncCompil
/
Testcases
/
YosysTests
/
simple
/
scripts
/
extract_perm.ys
blob: 3d99d6b0e1648137b82126853c4abd9915355099 [
file
] [
log
] [
blame
]
read_verilog
../
top
.
v
extract
-
map
../
top
.
v
-
perm $dff D
,
CLK D
,
CLK
design
-
reset
read_verilog
../
top
.
v
proc
write_verilog synth
.
v
