Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
ee01fafc32b36cc0342063f4681a95b6615effbd
/
.
/
SVIncCompil
/
Testcases
/
YosysTests
/
misc
/
scripts
/
sat_falsify.ys
blob: a8e83487d2c9fb5b6efacbcd93f5106144c4776d [
file
]
read_verilog
../
top
.
v
proc
tee
-
o result
.
log sat
-
prove x
1
-
falsify middle
