Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
ee01fafc32b36cc0342063f4681a95b6615effbd
/
.
/
SVIncCompil
/
Testcases
/
YosysTests
/
misc
/
scripts
/
sim_rstlen.ys
blob: 8d2f638a654b4a7375c5a07763d3077e61062b19 [
file
]
read_verilog
-
sv
../
top
.
v
proc
tee
-
o result
.
log sim
-
rstlen
2
top
