Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
efa3225881a2643e9ccda7160c9d03f47db0b646
/
.
/
SVIncCompil
/
Testcases
/
YosysTests
/
simple
/
scripts
/
shregmap_zinit_init.ys
blob: 30b9228d48f394d845a9f717f219c366d5be7a39 [
file
]
read_verilog
../
top
.
v
synth_greenpak4
-
run
begin
:
map_luts
shregmap
-
tech greenpak4
-
zinit
-
init
design
-
reset
read_verilog
../
top
.
v
write_verilog synth
.
v
