Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
f013e089f9bd4fcbc5ef193ac9a2a69df4c92505
/
.
/
SVIncCompil
/
Testcases
/
YosysTests
/
misc
/
scripts
/
setundef_expose.ys
blob: ab991321c0555495fdca5689b44dcf7271de2aea [
file
]
read_verilog
../
top
.
v
proc
tee
-
o result
.
log setundef
-
zero
-
expose
-
undriven
