Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
f013e089f9bd4fcbc5ef193ac9a2a69df4c92505
/
.
/
SVIncCompil
/
Testcases
/
YosysTests
/
simple
/
scripts
/
extract_map.ys
blob: 1f4577422337b1f7ca8b4580a86bef6e3ca405f2 [
file
]
read_verilog
../
top
.
v
extract
-
map
../
top
.
v
design
-
reset
read_verilog
../
top
.
v
proc
write_verilog synth
.
v