Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
f013e089f9bd4fcbc5ef193ac9a2a69df4c92505
/
.
/
SVIncCompil
/
Testcases
/
YosysTests
/
simple
/
scripts
/
shregmap_clkpol_pos.ys
blob: 8a657cdc3bccb34b3cc9de4314248b2e59d4f4d1 [
file
]
read_verilog
../
top
.
v
synth_greenpak4
-
run
begin
:
map_luts
shregmap
-
clkpol pos
design
-
reset
read_verilog
../
top
.
v
write_verilog synth
.
v
