Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
f013e089f9bd4fcbc5ef193ac9a2a69df4c92505
/
.
/
SVIncCompil
/
Testcases
/
YosysTests
/
simple
/
scripts
/
shregmap_zinit.ys
blob: cdbf191741bf05768ab1b639c3537fdfdfbfbff6 [
file
]
read_verilog
../
top
.
v
synth_greenpak4
-
run
begin
:
map_luts
shregmap
-
zinit
design
-
reset
read_verilog
../
top
.
v
write_verilog synth
.
v
